[
  [
    "aneTD.Header[0].TID",
    [
      0,
      0,
      16
    ]
  ],
  [
    "aneTD.Header[0].NID",
    [
      2,
      0,
      8
    ]
  ],
  [
    "aneTD.Header[0].LNID",
    [
      3,
      0,
      1
    ]
  ],
  [
    "aneTD.Header[0].EON",
    [
      3,
      1,
      1
    ]
  ],
  [
    "aneTD.Header[1].ExeCycles",
    [
      4,
      0,
      16
    ]
  ],
  [
    "aneTD.Header[1].NextSize",
    [
      6,
      0,
      9
    ]
  ],
  [
    "aneTD.Header[2].LogEvents",
    [
      8,
      0,
      24
    ]
  ],
  [
    "aneTD.Header[3].Exceptions",
    [
      12,
      0,
      24
    ]
  ],
  [
    "aneTD.Header[4].DebugLogEvents",
    [
      16,
      0,
      24
    ]
  ],
  [
    "aneTD.Header[5].DebugExceptions",
    [
      20,
      0,
      24
    ]
  ],
  [
    "aneTD.Header[6].DisallowAbort",
    [
      25,
      0,
      1
    ]
  ],
  [
    "aneTD.Header[6].TDSkip",
    [
      25,
      1,
      1
    ]
  ],
  [
    "aneTD.Header[6].KPC",
    [
      25,
      2,
      1
    ]
  ],
  [
    "aneTD.Header[6].SPL",
    [
      25,
      3,
      1
    ]
  ],
  [
    "aneTD.Header[6].TSR",
    [
      25,
      4,
      1
    ]
  ],
  [
    "aneTD.Header[6].SPC",
    [
      25,
      5,
      1
    ]
  ],
  [
    "aneTD.Header[6].DPC",
    [
      25,
      6,
      1
    ]
  ],
  [
    "aneTD.Header[6].TSE",
    [
      25,
      7,
      1
    ]
  ],
  [
    "aneTD.Header[6].NextPriority",
    [
      26,
      0,
      6
    ]
  ],
  [
    "aneTD.Header[6].TDE",
    [
      27,
      0,
      1
    ]
  ],
  [
    "aneTD.Header[6].SrcLoc",
    [
      27,
      4,
      1
    ]
  ],
  [
    "aneTD.Header[6].DstLoc",
    [
      27,
      5,
      1
    ]
  ],
  [
    "aneTD.Header[6].TQDis",
    [
      27,
      7,
      1
    ]
  ],
  [
    "aneTD.Header[7].NextPointer",
    [
      28,
      0,
      32
    ]
  ],
  [
    "aneTD.Header[8].RBase0",
    [
      32,
      0,
      5
    ]
  ],
  [
    "aneTD.Header[8].RBE0",
    [
      32,
      5,
      1
    ]
  ],
  [
    "aneTD.Header[8].RBase1",
    [
      32,
      6,
      5
    ]
  ],
  [
    "aneTD.Header[8].RBE1",
    [
      33,
      3,
      1
    ]
  ],
  [
    "aneTD.Header[8].WBase",
    [
      33,
      4,
      5
    ]
  ],
  [
    "aneTD.Header[8].WBE",
    [
      34,
      1,
      1
    ]
  ],
  [
    "aneTD.Header[8].TBase",
    [
      34,
      2,
      5
    ]
  ],
  [
    "aneTD.Header[8].TBE",
    [
      34,
      7,
      1
    ]
  ],
  [
    "aneTD.Header[8].ENE",
    [
      35,
      0,
      3
    ]
  ],
  [
    "aneTD.Header[9].KBase0",
    [
      36,
      0,
      5
    ]
  ],
  [
    "aneTD.Header[9].KBE0",
    [
      36,
      5,
      1
    ]
  ],
  [
    "aneTD.Header[9].KBase1",
    [
      36,
      6,
      5
    ]
  ],
  [
    "aneTD.Header[9].KBE1",
    [
      37,
      3,
      1
    ]
  ],
  [
    "aneTD.Header[9].KBase2",
    [
      37,
      4,
      5
    ]
  ],
  [
    "aneTD.Header[9].KBE2",
    [
      38,
      1,
      1
    ]
  ],
  [
    "aneTD.Header[9].KBase3",
    [
      38,
      2,
      5
    ]
  ],
  [
    "aneTD.Header[9].KBE3",
    [
      38,
      7,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[0].En",
    [
      52,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[0].CrH",
    [
      52,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[0].CacheHint",
    [
      52,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[0].PrefetchParticipateEn",
    [
      55,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[1].En",
    [
      56,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[1].CrH",
    [
      56,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[1].CacheHint",
    [
      56,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[1].PrefetchParticipateEn",
    [
      59,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[2].En",
    [
      60,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[2].CrH",
    [
      60,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[2].CacheHint",
    [
      60,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[2].PrefetchParticipateEn",
    [
      63,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[3].En",
    [
      64,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[3].CrH",
    [
      64,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[3].CacheHint",
    [
      64,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[3].PrefetchParticipateEn",
    [
      67,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[4].En",
    [
      68,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[4].CrH",
    [
      68,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[4].CacheHint",
    [
      68,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[4].PrefetchParticipateEn",
    [
      71,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[5].En",
    [
      72,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[5].CrH",
    [
      72,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[5].CacheHint",
    [
      72,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[5].PrefetchParticipateEn",
    [
      75,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[6].En",
    [
      76,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[6].CrH",
    [
      76,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[6].CacheHint",
    [
      76,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[6].PrefetchParticipateEn",
    [
      79,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[7].En",
    [
      80,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[7].CrH",
    [
      80,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[7].CacheHint",
    [
      80,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[7].PrefetchParticipateEn",
    [
      83,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[8].En",
    [
      84,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[8].CrH",
    [
      84,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[8].CacheHint",
    [
      84,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[8].PrefetchParticipateEn",
    [
      87,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[9].En",
    [
      88,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[9].CrH",
    [
      88,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[9].CacheHint",
    [
      88,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[9].PrefetchParticipateEn",
    [
      91,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[10].En",
    [
      92,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[10].CrH",
    [
      92,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[10].CacheHint",
    [
      92,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[10].PrefetchParticipateEn",
    [
      95,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[11].En",
    [
      96,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[11].CrH",
    [
      96,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[11].CacheHint",
    [
      96,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[11].PrefetchParticipateEn",
    [
      99,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[12].En",
    [
      100,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[12].CrH",
    [
      100,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[12].CacheHint",
    [
      100,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[12].PrefetchParticipateEn",
    [
      103,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[13].En",
    [
      104,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[13].CrH",
    [
      104,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[13].CacheHint",
    [
      104,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[13].PrefetchParticipateEn",
    [
      107,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[14].En",
    [
      108,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[14].CrH",
    [
      108,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[14].CacheHint",
    [
      108,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[14].PrefetchParticipateEn",
    [
      111,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[15].En",
    [
      112,
      0,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[15].CrH",
    [
      112,
      4,
      2
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[15].CacheHint",
    [
      112,
      6,
      4
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffDMAConfig[15].PrefetchParticipateEn",
    [
      115,
      4,
      1
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[0].Addr",
    [
      116,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[1].Addr",
    [
      120,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[2].Addr",
    [
      124,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[3].Addr",
    [
      128,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[4].Addr",
    [
      132,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[5].Addr",
    [
      136,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[6].Addr",
    [
      140,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[7].Addr",
    [
      144,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[8].Addr",
    [
      148,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[9].Addr",
    [
      152,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[10].Addr",
    [
      156,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[11].Addr",
    [
      160,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[12].Addr",
    [
      164,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[13].Addr",
    [
      168,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[14].Addr",
    [
      172,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBaseAddr[15].Addr",
    [
      176,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[0].MemBfrSize",
    [
      180,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[1].MemBfrSize",
    [
      184,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[2].MemBfrSize",
    [
      188,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[3].MemBfrSize",
    [
      192,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[4].MemBfrSize",
    [
      196,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[5].MemBfrSize",
    [
      200,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[6].MemBfrSize",
    [
      204,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[7].MemBfrSize",
    [
      208,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[8].MemBfrSize",
    [
      212,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[9].MemBfrSize",
    [
      216,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[10].MemBfrSize",
    [
      220,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[11].MemBfrSize",
    [
      224,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[12].MemBfrSize",
    [
      228,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[13].MemBfrSize",
    [
      232,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[14].MemBfrSize",
    [
      236,
      6,
      26
    ]
  ],
  [
    "aneRegs.KernelDMASrc.CoeffBfrSize[15].MemBfrSize",
    [
      240,
      6,
      26
    ]
  ],
  [
    "aneRegs.Common.InDim.Win",
    [
      296,
      0,
      15
    ]
  ],
  [
    "aneRegs.Common.InDim.Hin",
    [
      298,
      0,
      15
    ]
  ],
  [
    "aneRegs.Common.ChCfg.InFmt",
    [
      304,
      0,
      2
    ]
  ],
  [
    "aneRegs.Common.ChCfg.OutFmt",
    [
      304,
      4,
      2
    ]
  ],
  [
    "aneRegs.Common.Cin.Cin",
    [
      308,
      0,
      17
    ]
  ],
  [
    "aneRegs.Common.Cout.Cout",
    [
      312,
      0,
      17
    ]
  ],
  [
    "aneRegs.Common.OutDim.Wout",
    [
      316,
      0,
      15
    ]
  ],
  [
    "aneRegs.Common.OutDim.Hout",
    [
      318,
      0,
      15
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Kw",
    [
      324,
      0,
      5
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Kh",
    [
      324,
      5,
      5
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.OCGSize",
    [
      325,
      2,
      3
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Sx",
    [
      325,
      5,
      2
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Sy",
    [
      325,
      7,
      2
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Px",
    [
      326,
      1,
      5
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Py",
    [
      326,
      6,
      5
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Ox",
    [
      327,
      4,
      2
    ]
  ],
  [
    "aneRegs.Common.ConvCfg.Oy",
    [
      327,
      6,
      2
    ]
  ],
  [
    "aneRegs.Common.GroupConvCfg.NumGroups",
    [
      332,
      0,
      13
    ]
  ],
  [
    "aneRegs.Common.GroupConvCfg.UnicastEn",
    [
      333,
      6,
      1
    ]
  ],
  [
    "aneRegs.Common.GroupConvCfg.ElemMultMode",
    [
      333,
      7,
      1
    ]
  ],
  [
    "aneRegs.Common.GroupConvCfg.UnicastCin",
    [
      334,
      0,
      16
    ]
  ],
  [
    "aneRegs.Common.TileCfg.TileHeight",
    [
      336,
      0,
      15
    ]
  ],
  [
    "aneRegs.Common.Cfg.SmallSourceMode",
    [
      348,
      2,
      1
    ]
  ],
  [
    "aneRegs.Common.Cfg.ShPref",
    [
      349,
      0,
      3
    ]
  ],
  [
    "aneRegs.Common.Cfg.ShMin",
    [
      349,
      4,
      3
    ]
  ],
  [
    "aneRegs.Common.Cfg.ShMax",
    [
      350,
      0,
      3
    ]
  ],
  [
    "aneRegs.Common.Cfg.ActiveNE",
    [
      350,
      3,
      3
    ]
  ],
  [
    "aneRegs.Common.Cfg.ContextSwitchIn",
    [
      350,
      6,
      1
    ]
  ],
  [
    "aneRegs.Common.Cfg.ContextSwitchOut",
    [
      351,
      0,
      1
    ]
  ],
  [
    "aneRegs.Common.Cfg.AccDoubleBufEn",
    [
      351,
      2,
      1
    ]
  ],
  [
    "aneRegs.Common.TaskInfo.TaskID",
    [
      352,
      0,
      16
    ]
  ],
  [
    "aneRegs.Common.TaskInfo.TaskQ",
    [
      354,
      0,
      4
    ]
  ],
  [
    "aneRegs.Common.TaskInfo.NID",
    [
      354,
      4,
      8
    ]
  ],
  [
    "aneRegs.Common.DPE.Category",
    [
      356,
      0,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.En",
    [
      364,
      0,
      1
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.CrH",
    [
      364,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.CacheHint",
    [
      364,
      6,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.CacheHintReuse",
    [
      365,
      2,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.CacheHintNoReuse",
    [
      365,
      6,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.DMAConfig.DependencyMode",
    [
      366,
      2,
      2
    ]
  ],
  [
    "aneRegs.TileDMASrc.BaseAddr.Addr",
    [
      372,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMASrc.RowStride.Stride",
    [
      376,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMASrc.PlaneStride.PlaneStride",
    [
      380,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMASrc.DepthStride.Stride",
    [
      384,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMASrc.GroupStride.Stride",
    [
      388,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.FmtMode",
    [
      420,
      0,
      2
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.Truncate",
    [
      420,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.Shift",
    [
      421,
      0,
      1
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.MemFmt",
    [
      421,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.OffsetCh",
    [
      422,
      0,
      3
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.Interleave",
    [
      423,
      0,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.Fmt.CmpVec",
    [
      423,
      4,
      4
    ]
  ],
  [
    "aneRegs.TileDMASrc.PixelOffset[0].Offset",
    [
      444,
      0,
      16
    ]
  ],
  [
    "aneRegs.TileDMASrc.PixelOffset[1].Offset",
    [
      448,
      0,
      16
    ]
  ],
  [
    "aneRegs.TileDMASrc.PixelOffset[2].Offset",
    [
      452,
      0,
      16
    ]
  ],
  [
    "aneRegs.TileDMASrc.PixelOffset[3].Offset",
    [
      456,
      0,
      16
    ]
  ],
  [
    "aneRegs.L2.L2Cfg.InputReLU",
    [
      480,
      0,
      1
    ]
  ],
  [
    "aneRegs.L2.L2Cfg.PaddingMode",
    [
      480,
      2,
      2
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.SourceType",
    [
      484,
      0,
      2
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.Dependent",
    [
      484,
      2,
      2
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.AliasConvSrc",
    [
      484,
      4,
      1
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.AliasConvRslt",
    [
      484,
      5,
      1
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.DMAFmt",
    [
      484,
      6,
      2
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.DMAInterleave",
    [
      485,
      0,
      4
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.DMACmpVec",
    [
      485,
      4,
      4
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.DMAOffsetCh",
    [
      486,
      0,
      3
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.AliasPlanarSrc",
    [
      486,
      4,
      1
    ]
  ],
  [
    "aneRegs.L2.SourceCfg.AliasPlanarRslt",
    [
      486,
      6,
      1
    ]
  ],
  [
    "aneRegs.L2.SourceBase.Addr",
    [
      488,
      4,
      17
    ]
  ],
  [
    "aneRegs.L2.SourceChannelStride.Stride",
    [
      492,
      4,
      17
    ]
  ],
  [
    "aneRegs.L2.SourceRowStride.Stride",
    [
      496,
      4,
      17
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.ResultType",
    [
      528,
      0,
      2
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.L2BfrMode",
    [
      528,
      3,
      1
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.AliasConvSrc",
    [
      528,
      4,
      1
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.AliasConvRslt",
    [
      528,
      5,
      1
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.DMAFmt",
    [
      528,
      6,
      2
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.DMAInterleave",
    [
      529,
      0,
      4
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.DMACmpVec",
    [
      529,
      4,
      4
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.DMAOffsetCh",
    [
      530,
      0,
      3
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.AliasPlanarSrc",
    [
      530,
      4,
      1
    ]
  ],
  [
    "aneRegs.L2.ResultCfg.AliasPlanarRslt",
    [
      530,
      6,
      1
    ]
  ],
  [
    "aneRegs.L2.ResultBase.Addr",
    [
      532,
      4,
      17
    ]
  ],
  [
    "aneRegs.L2.ConvResultChannelStride.Stride",
    [
      536,
      4,
      17
    ]
  ],
  [
    "aneRegs.L2.ConvResultRowStride.Stride",
    [
      540,
      4,
      17
    ]
  ],
  [
    "aneRegs.NE.KernelCfg.KernelFmt",
    [
      576,
      0,
      2
    ]
  ],
  [
    "aneRegs.NE.KernelCfg.PalettizedEn",
    [
      576,
      2,
      1
    ]
  ],
  [
    "aneRegs.NE.KernelCfg.PalettizedBits",
    [
      576,
      4,
      4
    ]
  ],
  [
    "aneRegs.NE.KernelCfg.SparseFmt",
    [
      577,
      0,
      1
    ]
  ],
  [
    "aneRegs.NE.KernelCfg.GroupKernelReuse",
    [
      577,
      2,
      1
    ]
  ],
  [
    "aneRegs.NE.MACCfg.OpMode",
    [
      580,
      0,
      3
    ]
  ],
  [
    "aneRegs.NE.MACCfg.KernelMode",
    [
      580,
      3,
      1
    ]
  ],
  [
    "aneRegs.NE.MACCfg.BiasMode",
    [
      580,
      4,
      1
    ]
  ],
  [
    "aneRegs.NE.MACCfg.MatrixBiasEn",
    [
      580,
      6,
      1
    ]
  ],
  [
    "aneRegs.NE.MACCfg.BinaryPoint",
    [
      581,
      0,
      5
    ]
  ],
  [
    "aneRegs.NE.MACCfg.PostScaleMode",
    [
      581,
      6,
      1
    ]
  ],
  [
    "aneRegs.NE.MACCfg.NonlinearMode",
    [
      582,
      0,
      2
    ]
  ],
  [
    "aneRegs.NE.MatrixVectorBias.MatrixVectorBias",
    [
      584,
      0,
      16
    ]
  ],
  [
    "aneRegs.NE.AccBias.AccBias",
    [
      588,
      0,
      16
    ]
  ],
  [
    "aneRegs.NE.AccBias.AccBiasShift",
    [
      590,
      0,
      5
    ]
  ],
  [
    "aneRegs.NE.PostScale.PostScale",
    [
      592,
      0,
      16
    ]
  ],
  [
    "aneRegs.NE.PostScale.PostRightShift",
    [
      594,
      0,
      5
    ]
  ],
  [
    "aneRegs.TileDMADst.DMAConfig.En",
    [
      600,
      0,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.DMAConfig.CrH",
    [
      600,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMADst.DMAConfig.CacheHint",
    [
      600,
      6,
      4
    ]
  ],
  [
    "aneRegs.TileDMADst.DMAConfig.L2BfrMode",
    [
      603,
      2,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.DMAConfig.BypassEOW",
    [
      603,
      3,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.BaseAddr.Addr",
    [
      604,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMADst.RowStride.RowStride",
    [
      608,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMADst.PlaneStride.PlaneStride",
    [
      612,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMADst.DepthStride.DepthStride",
    [
      616,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMADst.GroupStride.GroupStride",
    [
      620,
      6,
      26
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.FmtMode",
    [
      624,
      0,
      2
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.Truncate",
    [
      624,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.Shift",
    [
      625,
      0,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.MemFmt",
    [
      625,
      4,
      2
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.OffsetCh",
    [
      626,
      0,
      3
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.ZeroPadLast",
    [
      626,
      4,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.ZeroPadFirst",
    [
      626,
      5,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.CmpVecFill",
    [
      626,
      6,
      1
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.Interleave",
    [
      627,
      0,
      4
    ]
  ],
  [
    "aneRegs.TileDMADst.Fmt.CmpVec",
    [
      627,
      4,
      4
    ]
  ]
]